



PATENT

2133

THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Douglas E. Duschatko, Andrew J. Thurston
Assignee: Cisco technology, Inc.
Title: Error Insertion Circuit For SONET Forward Error Correction
Serial No.: 09/821,948 Filing Date: March 30, 2001
Examiner: David Ton Group Art Unit: 2133
Docket No.: CIS0071US Client Ref. No.: 2192

Austin, Texas
August 31, 2004

RECEIVED

SEP 07 2004

Technology Center 2100

RESPONSE TO NON-FINAL OFFICE ACTION

Dear Sir:

This paper is responsive to the non-final Office action dated August 23, 2004, having a shortened statutory period set to expire November 23, 2004. Further examination and consideration are requested.

Amendments to the Specification begin on page 2 of this paper.

Amendments to the Abstract begin on page 3 of this paper.

Amendments to the Claims are reflected in the listing of claims which begins on page 4 of this paper.

No Amendments to the Drawings are presented in this paper.

Remarks begin on page 12 of this paper.

09/02/2004 KBETEMAI 00000057 502306 09821948

01 FC:1201 86.00 DA